Wafer Level Packaging

Today’s consumers are looking for powerful, multi-functional electronic devices with unprecedented performance and speed, yet small, thin, and low cost. This creates complex technology and manufacturing challenges for semiconductor companies as they look for new ways to achieve greater performance and functionality in a small, thin, low cost device. 

Technical Highlights
Wafer Level Packaging
High-performance fan-out WLP (eWLB & ECP) with outstanding bandwidth, performance, size, and cost advantages
The eWLB platform enables smaller footprints and higher I/O density for more efficient package designs
Millimeter-wave-optimized wafer-level AiP antenna solutions offering improved high-frequency performance, shorter interconnects, lower conductor loss, and optimized dielectric properties
2D/2.5D/3D WLP integration—side-by-side or stacked chips, embedded devices, dual-sided RDL—to enable complex PoP and SiP solutions.
Five-sided protection via FI-ECP and eWLCSP wafer-level technologies
BGBM packaging—wafer-thinning plus backside metallization—for enhanced thermal diffusion, electrical performance, and reduced impedance, ideal for MOSFETs, IGBTs, and other vertical-structure devices
Applications
5G Mobile Processors
Wi-Fi Routers & Power Amplifiers
Wearable Devices
AI & Enterprise Servers
Communication Infrastructure
Processors
More technology